

# SB-SOM

BOARD REVISION: 1.0


PAGE	DESCRIPTION
01	Index
02	Board Revision History
03	CompuLab CoM/SoM Interface
04	Debug Interface
05	Parallel Display Interface
06	HDMI & LVDS
07	PCIE & SATA
08	USB & Headers
09	Camera & Ethernet
10	Power
11	Bypass: non-SoM-Specific
12	Bypass: CM-T54 Specific
13	Bypass: CM-QS600 Specific
14	Bypass: CM-T43 Specific
15	Bypass: Future SoM/CoMs

CARRIER BOARD PRIMARY I2C BUS SLAVES (7bit address):


0b010,0000 - Carrier GPIO Expander  
 0b011,0110 - DS2786 Battery Supervisor  
 0b011,1000 - DVI Transmitter  
 0b101,0000 - Carrier ID EEPROM  
 0b110,1011 - BQ24161 battery charger & power-path  
 0b110,1110 - PCI-E REFCLK fanout

PCB1  
PCB, SB-SOM Rev 1.0

ZZ1  
PARSER\_VERSION\_1.0




# SB-SOM rev1v0




# BOARD REVISION: 1.0

1. Initial Revision with support for the following SoMs:






- 1.1. CM-T43
- 1.2. CM-T54
- 1.3. CM-QS600

		CompuLab Ltd. (972) 4 8290100 P.O.Box 66 Nesher 36770, Israel All Right reserved. Unauthorized duplication prohibited	
Size A	Title SB-SOM 02. Board Revision History		Rev 1.0
	Document Number: 8000050000		
Date: Thursday, January 29, 2015		Sheet 2	of 15


## REF PLANE STITCHING CAPACITORS



## ALTERNATE BOOT SEQUENCE ENABLED LED



Carrier Board  
Peripherals  
Power  
LEDSoM/CoM  
Primary  
Power  
LEDCarrier Board  
GPIO Controlled  
LEDCoM/SoM Mechanic  
HolesCarrier Board Mechanic  
Holes

NOTE: In case CoM/SoM I/O is @ 3.3V levels, such as (CM-T43) level shifting is not required. We use level shifting here only to be compatible with non-3.3V I/O CoMs (such as CM-T54 or CM-QS600)




NOTE: In case CoM/SoM I/O is @ 3.3V levels, such as (CM-T43) level shifting is not required. We use level shifting here only to be compatible with non-3.3V I/O CoMs (such as CM-T54 or CM-QS600)


NOTE: In case CoM/SoM I/O is @ 3.3V levels, such as (CM-T43) level shifting is not required. We use level shifting here only to be compatible with non-3.3V I/O CoMs (such as CM-T54 or CM-QS600)




		31	30
RGB24 HSYNC 3V3		32	31
RGB24 VSYNC 3V3		33	32
RGB24 DE 3V3		34	33
		35	34
KD050C-1A-TP	X	36	35
		37	36
XR		38	37
YD		39	38
XL		40	39
YU			40




RGB24_B5_3V3	24	T
25		T
RGB24_HSYNC_3V3	27	T
RGB24_VSYNC_3V3	28	T
RGB24_DE_3V3	30	T
RGB24_R6_3V3	50	T
VSB_3V3		
R204		
10K/1%		
LVDS_R_F B	17	R
22		R




## LVDS HEADER



## CAN TRANSCEIVER





CoM NATIVE HDMI







## PRIMARY mini-PCIE





## STANDARD SATA CONNECTOR




## PCIE/SATA/mSATA MUX




## SECONDARY PCIE/mSATA/USB




## VBUS SOURCE




## USB OTG




## AUXILIARY 100MIL HEADERS



## SoM/CoM USB2.0 usage selector (P26 or USB Hub upstream port)




## CARRIER USB2.0 HUB








## SECONDARY ETHERNET RJ-45




## PRIMARY CoM/SOM ETHERNET RJ45




## PARALLEL CAMERA INTERFACE OPTIONS



## POWER/RESET/BOOT SWITCHES




DC INPUT




VSB\_3V3  
SOURCE


Source of the onboard 3.3V power rail used for most onboard integrated circuitry

1V5  
SOURCE

VCC\_CM  $V_{out} = V_{fb} * (1 + R_t/R_b) = 0.8 * (1 + 9.1/10) = 1.528V$




## PRIMARY POWER SOURCE & BATTERY CHARGER



DC-to-5.25V

VDC IN

VSB\_PER  
SOURCE

Source of the onboard VPER power rail used for most onboard peripherals interfaced directly with CoM I/O signals.


1. VPER rail is 3.3V when CoM/SoM I/O is @ 3.3V (such as CM-T43)

2. VPER rail is 1.8V when CoM/SoM I/O is @ 1.8V


$V_{out} = V_{in} \cdot (1 + R1/R2) = 0.6 \cdot (1 + 100/22.1) = 3.315V$

$V_{out} = V_{in} \cdot (1 + R1/R2) = 0.6 \cdot (1 + (100/76.8 + 176.8/3)/22.1) = 1.779V$

6.8uH/3.5A R53 populated ==> VSB\_PER=1.8V  
R53 not populated ==> VSB\_PER=3.3V




BOOST 5V SOURCE




## RTC BATTERY

```
RTC function:
Enable: Short pins 2 <-> 3
Disable:
CM-T54/CM-T43: Short pins 2 <-> 1
CM-QS600: Open      3 P1-183_BKBA
```




Li-Po Battery Connector & Charging supervisor

7-bit I2C address:


POWER PROVISIONS  
NOT POPULATED BY DEFAULT

These placeholders allow generating additional voltages rails often required by different camera sensors. The VCC\_AUX1 & VCC\_AUX2 voltages can be sourced into the sensor from the 100mil camera header VCC\_AUX1 & VCC\_AUX2 voltage can be changed by changing the resistance of R169, R155, R170 & R162


VCC AUX1 source



VCC\_AUX2 source




## CARRIER SUPPLIES ENABLE LOGIC



T54 (default) drives this high (VCC\_CM) as part of power-up.  
T43 (default) pulls this signal up to 3.3V. SW should drive low here when T43 is in low power modes to disable carrier board supplies.  
Q5600 remove R58, a voltage divider formed by R56 & R60 should result in constant voltage between 1.5V and 3.3V on 'CARRIER\_SUPPLIES\_EN' pin.

## PCI-Express BYPASS


Allows using the PCI-Express lane differential pairs for alternate functions through a 100MIL header.  
Useful with CoM/SoM where PCI-Express function is not available



3.7 P1-131, PCIE\_RXP 100MIL\_MFUNC\_PCAM\_DAT12 9  
3.7 P1-133, PCIE\_RXN 100MIL\_MFUNC\_PCAM\_DAT13 9  
3.7 P1-125, PCIE\_TXP 100MIL\_MFUNC\_PCAM\_DAT15 9  
3.7 P1-127, PCIE\_TXN 100MIL\_MFUNC\_PCAM\_DAT14 9  
3.7,15 P1-121, PCIE\_REFCLKN 100MIL\_MFUNC\_PCAM\_DAT10 9  
3.7,15 P1-119, PCIE\_REFCLKP 100MIL\_MFUNC\_PCAM\_DAT11 9

## USB3.0 BYPASS


Allows using the USB 3.0 RX & TX differential pairs for alternate functions through a 100MIL header.  
Useful with CoM/SoM where USB3.0 function is not available



3.8 P1-190, USBSS\_TXN 8  
3.8 P1-188, USBSS\_TXP 8  
3.8 P1-184, USBSS\_RXN 8  
3.8 P1-182, USBSS\_RXP 8  
P1-190, MFUNC 8  
P1-188, MFUNC 8  
P1-184, MFUNC 8  
P1-182, MFUNC 8

## Additional PCI-E Provisions (Not Populated by default)

### Provision to source PCIE0 REFCLK from GENERATOR to mini-PCI-E connector




### Provision to drive REFCLK GENERATOR from CoM/SoM sourced PCIE0 REFCLK

Provision to allow cloning of a CoM/SoM generated PCI-Express REFCLK into PCI-Express devices on the carrier




3.7,11,15 P1-121, PCIE\_REFCLKN 100MIL\_MFUNC\_PCAM\_DAT10 9  
3.7,11,15 P1-119, PCIE\_REFCLKP 100MIL\_MFUNC\_PCAM\_DAT11 9

### 2nd PCI-Express Provision



### Provision to source generator source REFCLK from onboard source (U27)




Provision to allow driving a carrier board generated PCI-Express REFCLK into the CoM/SoM (through PCI-E0 refclk signals)



3.7,11,15 P1-119, PCIE\_REFCLKP 100MIL\_MFUNC\_PCAM\_DAT11 9  
3.7,11,15 P1-121, PCIE\_REFCLKN 100MIL\_MFUNC\_PCAM\_DAT10 9


## SB-SOM PCI-Express REFCLK generator Provision



## PRODUCTION SPECIFIC PROVISIONS not assembled by default


NOTE:  
This circuitry allows a GPIO to generate a full board power-cycle.  
The following conditions must be met for this circuit to work as designed:  
1. All board supplies must be always enabled  
1.1. R58 & R60 removed  
1.2. R59 assembled  
2. DC supply control must be controlled by U29  
2.1. R122 assembled  
3. Primary board power must not be supplied through a Li-Poly Battery or USB.

Boardwide power Cycle is triggered by a low 10s (min) pulse on the MAIN\_PWR\_CYCLE signal



# SBC2-T54


CM-T54 combined with SB-SOM-T54



## SB-SOM-T54 Specific Provisions Populated only for SB-SOM-T54

### SB-SOM-T54 PRIMARY POWER from USB-OTG

Allows CM-T54 to operate from VBUS0 (overcoming the initial 100mA current limit of USB), as described in CM-T54 reference manual chapter 5.5



### SB-SOM-T54 PRIMARY I2C BUS

3.8.13 P1-161, GPIO4 OR R73 CARRIER\_I2C\_SCL\_VPER 4,9,10,13,14  
3.8 P1-163, GPIO5 OR R74 CARRIER\_I2C\_SDA\_VPER 4,9,10,13,14

### SB-SOM-T54 PRIMARY DEBUG UART/RS-232

3.4 P1-111, UARTDBG\_TX OR R120 RS232\_TXD 4  
3.4 P1-117, UARTDBG\_RX OR R119 RS232\_RXD 4


### SB-SOM-T54 I2C USED FOR DVI DDC

3.8 P1-43, I2C2\_SCL OR R68 DVI\_DDC\_SCL\_VPER 5,14  
3.8 P1-49, I2C2\_SDA OR R76 DVI\_DDC\_SDA\_VPER 5,14

### SB-SOM-T54 AC-Adapter detection










P1-181 = VAC\_DETECT

VAC\_DETECT Default settings:  
1. VAC\_OK OR request is registered by CM-T54 upon rising of VAC\_DETECT voltage above 3.6V(max), or falling of VAC\_DETECT voltage below 2.8V(min).  
2. In case VCC\_ON & BACKUP Battery are not available while VAC\_DETECT rises above 3.6V(max), CM-T54 transitions from "NO SUPPLY" power state to "BACKUP" power state.  
3. This CM-T54 input is tolerant to voltages between 0V & 10V



# SBC2-QS600

CM-QS600 combined with SB-SOM-QS600



## SB-SOM-QS600 Specific Provisions Populated only for SB-SOM-QS600

### SB-SOM-QS600 USB HOST POWER CONTROL

SB-SOM-XXX uses the 3.3V USBPWR\_EN function on pin 156 of SoM/CoM interface to enable VBUS (VBUS1) rail for the USB Hub / P2B USB connector (page8). Using pin 156 with SB-SOM-QS600 is not possible since a 3.3V signal is required to enable VBUS1, while a 1.8V GPIO is routed to pin 156 onboard CM-QS600.

To overcome this, we are using pin 200 of CM-QS600 interface, (which has 3.3V GPIO functionality with all CM-QS600 configurations), with SB-SOM-QS600, allowing VBUS1 control by means of 3.3V GPIO.

3.14 P1-200\_GPIO7 → R149 → VBUS1\_EN\_3V3 8


### SB-SOM-QS600 USB Hub upstream port

Normally, SB-SOM-XXX uses the SoM USB2.0 port on pins 170 & 172 as the upstream USB port of the carrier USB Hub (page8). CM-QS600 does not implement a USB2.0 interface on pins 170 & 172.

To overcome this, we are using the USB port CM-QS600 implements on pins 164 & 166 as the upstream USB port of SB-SOM-QS600 USB Hub.

3.8 P1-164\_HSUSB2\_DN → R190 → MUX\_DN 8  
3.8 P1-166\_HSUSB2\_DP → R191 → MUX\_DP 8

### CM-QS600 BOOT STRAPS & SEQUENCES



Normal Boot sequence:  
1st device: CM-QS600 onboard eMMC.  
2nd device: None

Alternate Boot Sequence:  
1st device: SD card in SB-SOM-QS600 full size SD slot  
2nd device: (If bootloader no found in first device): CM-QS600 onboard eMMC.

NOTE:  
While the ALT\_BOOT signal logic of most CoM/SoMs is as follows:  
0 ==> Normal Boot Sequence  
1 ==> Alternate Boot Sequence  
CM-QS600 ALT\_BOOT signal logic is inverted as shown below:  
0 ==> Alternate Boot Sequence.  
1 ==> Normal boot sequence.

3.9 P1-185\_ALT\_BOOT → R00 → VSB\_PER → ALT\_BOOT\_ACT 3.9

### Power-Down Parallel RGB Shifters

Keep Parallel RGB interface disabled with SB-SOM-QS600 since this interface is not available with CM-QS600 SoM/CoM

VSB\_PER → R06 → DISPLAYSHIFTER\_NOE 5

### SB-SOM-QS600 PRIMARY I2C BUS

3.8 P1-69\_SPI\_CLK → R66 → CARRIER\_I2C\_SCL\_VPER 4,9,10,12,14  
3.8 P1-58\_SPI\_CS0 → R67 → CARRIER\_I2C\_SDA\_VPER 4,9,10,12,14

### SB-SOM-QS600 POWER

SB-SOM-QS600 power from USB is not supported.  
BQ24161 VBUS input is always disabled

VBUS0 → R108 → BQ\_VBUSRC\_DISABLE 10,12,14

This enables operation of CM-QS600 from battery  
Please note that while CM-QS600 power can be supplied directly from battery, most carrier board components require DC power source to be available for normal operation

3.12,14 P1-192\_RESERVED → R109 → VBAT → C209 → 100uF

This makes sure U25 is in HIGH-Z mode as soon as voltage BQ\_INSRC is available

10 BQ24161\_CD → R221 → BQ\_INSRC

This bypasses U25 entirely, so that VCC\_CM is valid for CM-QS600 (4.35V < VCC\_CM < 5.5V)

This makes sure BQ\_INSRC voltage is set to 0.92V(1.442V/442k+470k/10k)=4.829V instead of 5.244, ensuring that VCC\_CM is a valid input voltage for both CM-QS600 and the 5V boost (U21)

R222 442K(1%) → VNSRC\_SBYF 10

### SB-SOM-QS600 GPIO Expander Interrupt

SB-SOM-XXX uses the GPIO function on pin 60 of SoM/CoM interface as an interrupt for SB-SOM-XXX onboard gpio-expander. Using pin 60 with CM-QS600 is not possible since no GPIO is available on CM-QS600 pin 60 under certain conditions (with WB option of SoM).

To overcome this we are using pin 161 of SoM/CoM interface, (which has GPIO functionality with all CM-QS600 configurations), with SB-SOM-QS600

3.8,12 P1-161\_GPIO4 → R131 → EXPANDER\_NINT 4

### SB-SOM-QS600 Ethernet LEDs

NOTE: QS600 ethernet controller must be properly configured for ethernet LEDs to operate correctly since default config does not comply with SODIMM204 pinout



# SBC-T43


CM-T43 combined with SB-SOM-T43

## SB-SOM-T43 Specific Provisions Populated only for SB-SOM-T43

### Ethernet LED polarity


While in most cases the ethernet LED control signals (SOM pins 4, 16 & 22) are active Low, CM-T43 ethernet leds are active high.

This provision allows correct LED control with SB-SOM-T43



### Alternate usage of SATA signals

CM-T43 does not implement the SATA interface. This provision allows SB-SOM-T43 to route signals otherwise used for SATA, to a 100mil header



### SB-SOM-T43 PRIMARY I2C BUS



### SB-SOM-T43 CAN BUS



### SB-SOM-T43 PRIMARY DEBUG UART/RS-232



### SB-SOM-T43 I2C USED FOR DVI DDC



### USB1 Host VBUS monitoring


CM-T43 does not implement the BOOT\_PWR\_IN function on carrier board interface pin 196. This provision allows CM-T43 to monitor VBUS1 with SB-SOM-T43 board.



### SB-SOM-T43 AC POWER & Detection

CM-T43 pin 181 = AC\_DET


AC\_DET Default settings:  
1. Pulled to VCC\_CM onboard CM-T43  
2. Falling edge on AC\_DET triggers transition of CM-T43 from OFF/SUSPENDED to WAIT\_PWR\_ON state.  
Normally, CM-T43 then transitions from WAIT\_PWR\_ON to ACTIVE state within 20seconds.



### USB CHARGER LOGIC

CM-T43 drives P1-192\_RESERVED HIGH (3.3V) whenever a USB charger is detected on the device/host USB port (pins 176 & 178).


This circuitry will make sure of the following:  
When CM-T43 detects a charger:  
1. Carrier board cannot generate VBUS0  
2. VCC\_CM generation from VBUS0 is allowed  
When CM-T43 does not detect a charger:  
1. Carrier board can generate VBUS0  
2. VCC\_CM cannot be generated from VBUS0



### CM-T43 2nd ETHERNET (Alternate usage of HDMI signals)

CM-T43 does not implement the HDMI interface. CM-T43 implements a 2nd ethernet interface, using the signals normally used for HDMI.

This provision allows SB-SOM-T43 to route signals otherwise used for HDMI, to the secondary RJ-45 connector allowing SB-SOM-T43 to make use of the 2nd ethernet port available with CM-T43



### LVDS SOURCE

The LVDS display connector is driven by the SB-SOM-T43 onboard RGB-to-LVDS transceiver since CM-T43 does not implement the LVDS interface on the SoM itself



TBD