










PAGE	FUNCTION
01	INDEX
02	CAMI CONNECTORS
03	POWER
04	ETHERNET & USB
05	AUDIO
06	SATA
07	LCD & LVDS
08	CRT & COM
09	SDVO slot
10	PCIE MUX & CLOCK PLL
11	PCIE MINI SOCKETS
12	PCI slot
13	PORT80
14	DEBUG
15	MISC
16	USB
17	SUPER I/O
18	IDE
19	RS-232
20	REVISION INFORMATION





SB-xAM

Rev 1.1












LEDs1-0	00	01	10	11
LED0	Tx/Rx	Tx/Rx	Tx	LINK10/ACT
LED1	LINK100	LINK10/100/1000	LINK	LINK100/ACT
LED2	LINK10	LINK10/100	Rx	FULL
LED3	LINK1000	LINK100	FULL	LINK1000/ACT

LEDS FUNCTION IN NEGATIVE LOGIC







## LVDS RECEIVER





## 24 bit LCD connector



## 18 bit LCD connector





## LVDS CONNECTOR








# EXTENSION SLOT



RN25  
33R/8P4R  
NPOP


## SDVO




## MISC



## HDA



## PCIE X1 SLOT




## PCI-E 4

PCIE\_OUT\_RXN0 2  
PCIE\_OUT\_RXP0 2  
PCIE\_OUT\_TXN0 2  
PCIE\_OUT\_TXP0 2

## PCI-E CTL

PCIE\_WAKE# 2,11

## CLOCK PLL



## PCIE CLK COPY


PCIE\_SKT1\_CLK\_P 11  
PCIE\_SKT1\_CLK\_N 11

PCIE\_SKT2\_CLK\_P 11  
PCIE\_SKT2\_CLK\_N 11

Put the termination  
near the PI6C20400








CompuLab Ltd. (972) 4 8290100  
P.O.Box 66  
Nesher 36770, Israel  
All Right reserved.  
Unauthorized duplication prohibited



## CHECKLIST


PCIE Clocks	OK
PCIE DATA	OK
Socket power	OK
RESET	OK
USB ports	OK
LED connections	OK
GND symbols	OK
CLOCK ENABLES	OK
DISABLE	OK








# DEBUG (DON'T COPY THIS PAGE)



## BIOS ROM



## LPC










>> LPC\_AD[3:0] 2,13,17  
 >> LPC\_FRAME# 2,13,17  
 >> RESET# 2,9,11,13,15,17  
 >> CLK\_LPC\_DEBUG 2,13,17

## MISC


>> LPCF\_GPI0 15  
 >> RESET# 2,9,11,13,15,17  
 >> CLK\_LPC\_DEBUG 2,13,17




## USB CONNECTORS & POWER




## USB current limit protection












Rev 1.1

Replaced 0603 resistors with 0402 analogs  
Fixed P6, P7 multiple part numbers (180K03000 is the right one)  
Unpopulated R13, R77, R74, R78  
Populated caps 100nF and 10uF in magnetic tap circuits  
Unpopulated U1 and circuitry - USB 6, 7 routed to mini PCIE by default  
Added jumper on E2 (2-3), E3 (2-3), P19, P21, P24 - Assembly instructions  
Replaced level translator (VGA) with logic buffers 5V VCC, provided bypass option  
Added terminal blocks on 5 and 3.3V supply  
Populated R79 (SIO address)  
\* Consider placing LVDS VDD on P33 instead ov 3.3V  
Deleted excess jumpers, left 5, added note on their default locations.  
Inappropriate parts R49 X1 R127 OSC1 replaced, U24 CR7B1 CR7B2 left (debug)  
P26 connector type changed to SMT

- \* LAYOUT: Fix RJ-45 pinout (LED pin numbers inverted)
- \* LAYOUT: Remove silk SDIO SLOT 0 near BT1
- \* LAYOUT: Add silk on E3 regarding VIO voltages
- \* LAYOUT: Move silk from P25 to P32 (PORT B MIC1 IN)



CompuLab Ltd. (972) 4 8290100  
P.O.Box 66  
Nesher 36770, Israel  
All Right reserved.  
Unauthorized duplication prohibited

Size A	Title	Rev 1.1
	REVISION	
Document Number: 8009537001		
Date: Tuesday, August 31, 2010	Sheet 20 of 20	