


SB-iMX8


BOARD REVISION: 1.1

PAGE	FUNCTION
01	INDEX & BLOCK DIAGRAM
02	CARRIER BOARD INTERFACE
03	ETHERNET
04	HDMI, GPIO EXP, PCIe CLK
05	USB HUB
06	100 MIL CONN, AUDIO
07	CSI, USB OTG, mPCIE
08	SD, RS232, RS485, EEPROM
09	POWER
10	LVDS LCD, TS CONN, BACKLIGHT CONN
11	PCIe X1 SLOT
12	Mechanics


I2C ADDRESSES	
DEVICE	ADDRESS
EEPROM	0x54..57
GPIO EXT	0x20




SB-iMX8 REV 1.1



CARRIER SODIMM INTERFACE







Layout notes








- 1: 100ohm differential impedance control.
- 2: Match each differential signals pair ± 5 mils.
- 3: Not more than two vias on each differential trace
- 4: GND stitching VIA near every signal VIA
- 5: The spacing between differential pair signals and other signals should be at least three times the trace width.

		CompuLab Ltd. (972) 4 8290100 P.O.Box 687 Yokneam 20692, Israel All Right reserved. Unauthorized duplication prohibited	
		Title 03. ETHERNET 1, LCD CONN Document Number: 8000064001 Date: Tuesday, January 29, 2019	Rev 1.1 Sheet 3 of 12




In SOM-IMX8 REV 1.0: The clock generator also generates PCIe X1 Slot's ref clock and iMX8's PCIe2 ref clock (in SOM-IMX8)


USB HUB (8M)




MIPI-CSI MODULE
Based on SB-uCM design




VS_B 1V5, VS_B 1V8 & VCC 2V8 CSI sources



USB OTG




mini PCIe & SIM




Layout notes

- 1: 100ohm differential impedance control for CSI, 85 for PCIe, 90 for USB.
- 2: Match each differential signals pair ± 5 mils and 40 mils for usb
- 3: Not more than two vias on each differential trace
- 4: GND stitching VIA near every signal VIA
- 5: The spacing between differential pair signal and other signals should at least three times the trace width.


PRIMARY SERIAL
DEBUG PORT




FULL SIZE SD SLOT
(BOOTABLE)



RS485 - Half Duplex




CARRIER BOARD EEPROM




Layout notes

- 1: 120ohm differential impedance control for *485* signals.
- 2: Match each differential signals pair ± 5 mils.
- 3: Not more than two vias on each differential trace
- 4: GND stitching VIA near every signal VIA
- 5: The spacing between differential pair signal and other signals should at least three times the trace width.


DC INPUT




5V0_PER





RTC BATTERY




V_SOM




V_SOM DISCHARGE




3V3_AW







3V3_PER




STITCHING CAPACITORS



LVDS LCD




PCIe X1 SLOT



Title		
11. PCIe x1		
Size	Document Number	Rev
A	8010055003	1.1
Date: Tuesday, January 29, 2019		
Sheet 11 of 12		

SODIMM SPACERS



SB-iMX8 SPACERS

